....

WHAT IS CLAIMED IS:

- 1 1. Apparatus for generating a clock signal comprising:
- an oscillator circuit having an inverting amplifier and a
- 3 resonator configured to generate an oscillating signal; and
- a bias circuit having a relatively constant current
- 5 source configured to create a relatively constant bias voltage
- 6 to bias the amplifier in an operating state that can sustain
- 7 the oscillating signal.
- 1 2. The apparatus of claim 1 wherein the inverting amplifier
- 2 has an input terminal and an output terminal coupled to a
- 3 first terminal and a second terminal of the resonator,
 - 4 respectively.
- 1 3. The apparatus of claim 1 wherein the inverting amplifier
- 2 comprises a plurality of MOSFETs that operate in the sub-
- 3 threshold region when the inverting amplifier and the
- 4 relatively constant current source reach an operation state
- 5 capable of sustaining oscillation of the oscillator circuit.
- 1 4. The apparatus of claim 1 wherein the bias circuit
- 2 comprises a plurality of MOSFETs that operate in the sub-
- 3 threshold region when the inverting amplifier and the bias
- 4 circuit reach an operation state capable of sustaining the
- 5 oscillation of the oscillator circuit.
- 1 5. The apparatus of claim 1, wherein the relatively constant
- 2 current source has a first portion and a second portion, the
- 3 first portion configured to receive a first current flowing

- 4 therethrough, the second portion configured to receive a
- 5 second current flowing therethrough, the first current being
- in a substantially fixed ratio to the second current, the
- 7 first portion providing the bias voltage on a node
- 8 electrically connected to a node of the inverting amplifier,
- 9 the bias voltage being in a predefined relationship with the
- 10 current flowing through the first portion.
- 1 6. The apparatus of claim 5 wherein the second portion has a
- 2 component for providing a negative feedback in response to a
- 3 change in the amount of current flowing through the second
- 4 portion.
 - 1 7. The apparatus of claim 1 wherein the bias circuit
- 2 includes a bias node, and the relatively constant current
- 3 source is configured to create the bias voltage at the bias
- 4 node.
- 1 8. The apparatus of claim 7 wherein the bias circuit is
- 2 disposed within an integrated circuit package and connected to
- 3 the amplifier only through the bias node.
- 1 9. The apparatus of claim 8 wherein the bias circuit and the
- 2 amplifier are disposed within the same integrated circuit
- 3 package.
- 1 10. The apparatus of claim 1, further comprising an
- 2 excitation circuit configured to provide an excitation to
- 3 enable the bias circuit to start operation and to provide a
- 4 stable bias voltage.

- 2 circuit configured to inhibit the excitation when the bias
- 3 circuit is capable of sustaining the bias voltage at a
- predetermined level.

: 🚣

- 1 The apparatus of claim 1 wherein the relatively constant
- 2 current source comprises a first PMOS transistor, a second
- PMOS transistor, a first NMOS transistor, a second NMOS 3
- transistor, and a resistor having a first end and a second 4
- 5 end, each of the transistors having a gate node, a source
- 6 node, and a drain node, the drain node of the first PMOS
- 7 transistor being coupled to the drain node of the first NMOS
 - transistor, the drain node of the second PMOS transistor being
- j 9 coupled to the drain node of the second NMOS transistor, the
- Ü gate nodes of the first and second PMOS transistors being 10
- 10 coupled to the drain node of the first NMOS transistor and to
 - the inverting amplifier, the gate nodes of the first and 12
- 13 second NMOS transistors being coupled to the drain node of the
 - 14 second NMOS transistor, the source node of the first NMOS
 - 15 transistor being coupled to the first end of the resistor, and
 - the relatively constant bias voltage being created at the gate 16
 - nodes of the first and second PMOS transistors. 17
 - 1 13. A real time clock oscillator circuit comprising:
 - 2 an amplifier having an input for receiving an oscillating
 - signal and an output for generating an amplified oscillating 3
 - signal, a portion of the amplified oscillating signal being 4
 - fed back to the input of the amplifier; and 5

- 6 a relatively constant current source having a bias node
- 7 with a bias voltage that biases the amplifier in an operating
- state capable of sustained amplification of the oscillating 8
- signal. 9
- 1 The real time clock oscillator circuit of claim 13
- wherein the relatively constant current source is configured 2
- to generate the bias voltage at a level that biases the 3
- amplifier to operate at sub-threshold level. 4
- The real time clock oscillator circuit of claim 14 1
- wherein the relatively constant current source also operates **2**
 - at sub-threshold level.
- 3 The real time clock oscillator circuit of claim 15
 - wherein the bias voltage is a direct current voltage that is 2
 - relatively stable relative to a direct current power supply 3
 - 4 voltage.

A TO THE BOTTOM

- The real time clock oscillator of claim 13 wherein the
- relatively constant current source comprises a first PMOS 2
- transistor, a second PMOS transistor, a first NMOS transistor, 3
- a second NMOS transistor, and a resistor having a first end 4
- and a second end, each of the transistors having a gate node, 5
- a source node, and a drain node, the drain node of the first 6
- 7 PMOS transistor being coupled to the drain node of the first
- NMOS transistor, the drain node of the second PMOS transistor 8
- being coupled to the drain node of the second NMOS transistor, 9
- the gate nodes of the first and second PMOS transistors being 10

- coupled to the drain node of the first NMOS transistor and to 11
- 12 the bias node, the gate nodes of the first and second NMOS
- transistors being coupled to the drain node of the second NMOS 13
- 14 transistor, and the source node of the first NMOS transistor
- being coupled to the first end of the resistor. 15
- 1 18. Apparatus comprising:
- 2 a processor;
- a memory adapted to store data; 3
- 4 a chipset for managing data transfers between the memory
- 5 and the processor; and
- 6 7 8 a clock oscillator circuit providing time signals during
 - periods when the rest of the apparatus is powered down or
 - powered off, the clock oscillator circuit having
 - an amplifier for amplifying an oscillating signal, 9
 - and 10

ı da

- Contract of the species 11 a bias circuit having a relatively constant current
 - source for generating a bias voltage at a bias node to bias 12
 - 13 the amplifier at an operating state that amplifies and
 - sustains the oscillating signal at a low power state. 14
 - 1 19. The apparatus of claim 18, further comprising a circuit
 - for providing an excitation to the bias circuit, the 2
 - excitation enabling the bias circuit to provide a stable bias 3
 - 4 voltage.
 - 1 The apparatus of claim 18 wherein the clock oscillator
 - circuit includes a plurality of MOSFETs operating in sub-2
 - threshold regions. 3

- 1 21. The apparatus of claim 18 wherein the bias circuit is
- 2 disposed within an integrated package and is coupled to the
- amplifier only through the bias node.
- 1 22. The apparatus of claim 18 wherein the relatively constant
- 2 current source comprises a first PMOS transistor, a second
- 3 PMOS transistor, a first NMOS transistor, a second NMOS
- 4 transistor, and a resistor having a first end and a second
- end, each of the transistors having a gate node, a source
- 6 node, and a drain node, the drain node of the first PMOS
- 7 transistor being coupled to the drain node of the first NMOS
- 8 transistor, the drain node of the second PMOS transistor being
- 9 coupled to the drain node of the second NMOS transistor, the
- gate nodes of the first and second PMOS transistors being
- coupled to the drain node of the first NMOS transistor and to
- the bias node, the gate nodes of the first and second NMOS
- $\frac{1}{\sqrt{10}}$ 13 transistors being coupled to the drain node of the second NMOS
- 14 transistor, and the source node of the first NMOS transistor
 - being coupled to the first end of the resistor.

Ü